

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/053,256	01/18/2002		Zhigang Wang	G0186	1274	
7	'590	08/14/2002				
H. Donald Ne			EXAMINER			
42324 N. Stone Anthem, AZ		ive		LE, DUNG ANH		
				ART UNIT	PAPER NUMBER	
				2818		
			DATE MAILED: 08/14/2002			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
√ Office Action Summa	erv -	10/053,256	WANG ET AL.	M
Samuel Samuel	Examiner	Art Unit		
The MAILING DATE of this co	mmuniontion	DUNG A LE	2818	
The MAILING DATE of this con Period for Reply	mmunication appe	ars on the cover sheet with the	correspondence ad	ldress
A SHORTENED STATUTORY PERI THE MAILING DATE OF THIS COM  Extensions of time may be available under the pr after SIX (6) MONTHS from the mailing date of th  If the period for reply specified above is less than  If NO period for reply is specified above, the maxi  Failure to reply within the set or extended period to  Any reply received by the Office later than three n earned patent term adjustment. See 37 CFR 1.70	IMUNICATION. ovisions of 37 CFR 1.136 iis communication. thirty (30) days, a reply w imum statutory period will for reply will, by statute, c. ponths after the mailing of	(a). In no event, however, may a reply be ti vithin the statutory minimum of thirty (30) data apply and will expire SIX (6) MONTHS from	mely filed ys will be considered timely the mailing date of this co	y ommunication
Status				
1) Responsive to communication	n(s) filed on <u>18 Jai</u>	nuary 2002 .		
2a)☐ This action is <b>FINAL</b> .		action is non-final.		
3) Since this application is in corclosed in accordance with the Disposition of Claims	ndition for allowand practice under Ex	ce except for formal matters, p a parte Quayle, 1935 C.D. 11, 4	rosecution as to the 153 O.G. 213.	e merits is
4) Claim(s) 1-7 is/are pending in	the application.			
4a) Of the above claim(s)	_ is/are withdrawn	from consideration.		
5) Claim(s) is/are allowed.				
6) Claim(s) <u>1-7</u> is/are rejected.				
7) Claim(s) is/are objected	to.			
8) Claim(s) are subject to re	estriction and/or e	lection requirement		
Application Papers		1		
9) The specification is objected to be	by the Examiner.			
10) The drawing(s) filed on 18 Janua	<u>ary 2002</u> is/are: a)	☑ accepted or b) ☐ objected to b	y the Examiner.	
Applicant may not request that an				
11)☐ The proposed drawing correction	n filed on is	: a) ☐ approved b) ☐ disappro	ved by the Examine	r.
If approved, corrected drawings a	re required in reply	to this Office action.		
12) The oath or declaration is objected		iner.		
Priority under 35 U.S.C. §§ 119 and 120				
13) ☐ Acknowledgment is made of a c	laim for foreign pr	iority under 35 U.S.C. § 119(a)	-(d) or (f).	
a)□ All b)□ Some * c)□ None	of:			
<ol> <li>Certified copies of the price</li> </ol>	ority documents ha	ave been received.		
<ol><li>Certified copies of the price</li></ol>	ority documents ha	ave been received in Applicatio	n No	
	pies of the priority Iternational Burea	documents have been received	d in this National S	tage
14) ☐ Acknowledgment is made of a cla				·!:4:\
a) The translation of the foreign	n language provisi	onal application has been rece	ivod	ipplication).
15) Acknowledgment is made of a cla	im for domestic p	riority under 35 U.S.C. §§ 120	and/or 121.	
Attachment(s)	•			
Notice of References Cited (PTO-892)     Notice of Draftsperson's Patent Drawing Revie     Information Disclosure Statement(s) (PTO-144)	w (PTO-948) 9) Paper No(s)	5) Notice of Informal Pa	PTO-413) Paper No(s) Itent Application (PTO-	 152)
S Patent and Trademark Office PTO-326 (Rev. 04-01)	Office Action	Summary	Part of D	aper No. 3

Art Unit: 2818

#### **DETAILED ACTION**

#### Oath/Declaration

The oath/declaration filed on 1/18/2002 is acceptable.

## Specification

The specification has been checked to the extent necessary to determine the presence of all possible minor errors. However, the applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

#### Claim Rejections

### Set of claims: 1-4

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1- 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lim (6265265) in view of The Background of the Invention.

Art Unit: 2818

Lim disclose a method of manufacturing a flash memory Electrically-Erasable Programmable Read-Only Memory (EEPROM) device having a lightly-doped source region near the critical gate region and a heavily-doped source region away from the critical gate region wherein the lateral diffusion of source dopants is decreased and having low Vss resistance, and wherein the EEPROM includes a multitude of field effect transistor memory cells each having a source, a drain, a floating gate 15, a control gate 17 and a substrate 11, the method comprising:

- (a) forming multiple gates on a substrate defining drain regions 29 and source regions 23 associated with each of the multiple gates (Fig. 2C);
- (b) forming a first source mask 21 exposing the source regions and portions of the gates (fig. 2C, col 2, line 53);
- (c) implanting the exposed source regions 23 with n dopant ions (lightly-doped region 23 as cited in reference);
  - (d) removing the first source mask 21 (fig. 2D);
- (e) forming a second source mask 25 exposing a portion of the source regions (fig. 2D, col 3, lines 1-2);
- (f) implanting the exposed portions of the source regions with n+ dopant ions (implanting a large amount of an N type impurity, se column 3, line 2-5).

Lim does not disclose the step (g) removing the second source mask after implanting the exposed portions of the source regions with n+ dopant ions.

Art Unit: 2818

However, The Background of the Invention shows the step of removing the second source mask 128 after implanting the exposed portions of the source regions with n+ dopant ions as set forth in figure 1D and page 6, lines 16- 18.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to remove the second source mask after implanting the exposed portions of the source regions with n+ dopant ions, as taught by The Background of the Invention in order to complete the fabricating method of making the flash memory cell by implanting large amount of an N-type impurity into the exposed portion of semiconductor substrate, wherein the source region is position over the lightly doped region in cross-sectional style.

**Regarding claim 2,** The Background of the Invention teach an annealing the device (page 6, line 17).

Regarding claim 3, Lim shows the step (c) is accomplished by implanting n dopant ions at a low dosage and at low energy in column 2, line 55 (as cited in Lim's reference, since a lightly doped region is formed by implanting and N type impurity into the exposed portion, it is inherent that the step implanting the exposed source regions with N dopant ions is performed at a low dosage and at low energy).

Art Unit: 2818

Regarding claim 4, Lim also shows step (f) is accomplished by implanting n dopant ions a high dosage and at high energy in column 3, lines 2-3. (as cited in Lim's reference, since source region 27 is formed by an implanting large amount of an N-type impurity, wherein the source region 27 is positioned over the lightly-doped-region 23, it is inherent that the step implanting the exposed source regions with N dopant ions is performed at a high dosage and at high energy.)

#### Set of claims: 5-7.

Claims 5-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lim (6265265) in view of The Background of the Invention.

Lim disclose a method of manufacturing a flash memory Electrically-Erasable Programmable Read-Only Memory (EEPROM) device having a lightly-doped source region near the critical gate region and a heavily-doped source region away from the critical gate region wherein the lateral diffusion of source dopants is decreased and having low Vss resistance, and wherein the EEPROM includes a multitude of field effect transistor memory cells each having a source, a drain, a floating gate 17, a control gate 15 and a substrate 11, the method comprising:

- (a) forming multiple gates on a substrate defining drain regions 29 and source regions 27 (fig. 2C) associated with each of the multiple gates;
- (b) forming a source mask 25 exposing portions of the source regions 23 (fig. 2D, col 3, line 1-2);

Art Unit: 2818

(c) implanting the exposed portions of the source regions 27 with n+ dopant ions (fig. 2D, col 3, lines 2-5).

Lim does not disclose the step (d) removing the source mask.

However, The Background of the Invention teaches the step (d) removing the source mask 128 (figure 1D, page 6, lines 16-18).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to remove the source mask, as taught by The Background of the Invention in order to complete the fabricating method of making the flash memory cell by implanting large amount of an N-type impurity into the exposed portion of semiconductor substrate as source regions.

**Regarding claim 6,** The Background of the Invention teach an annealing the device (page 6, line 17).

Regarding claim 7, Lim also shows step (c) is accomplished by implanting n dopant ions a high dosage and at high energy in column 3, lines 2-3. (as cited in Lim's reference, since source region 27 is formed by an implanting large amount of an N-type impurity, wherein the source region 27 is positioned over the lightly-doped-region 23, it is inherent that the step implanting the exposed source regions with N dopant ions is performed at a high dosage and at high energy).

Art Unit: 2818

Page 7

When responding to the office action, Applicants' are advice to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist the examiner to locate the appropriate paragraphs.

A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dung A. Le whose telephone number is 703-306-5797. The examiner can normally be reached on Monday-Friday 8:00am-5: 30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 703-308-4910. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Dung A. Le Date: 8/02

Dung A. Le

Examiner

Art Unit: 2818